


# ***ECE 224a***

## ***Process and Design Rules***

- Process Overview
- Device Fabrication Limits
- Derived Layers
- Self Alignment/Dual Damascene/CMP
- Design Rules
  - Resolution/Step Coverage/Process
  - Electrical/Reliability/Mechanical Stress

# A Modern CMOS Process



Dual-Well Trench-Isolated CMOS Process

# ***The Manufacturing Process***


## □ Photo-Lithography

- Mask to Resist
- Resist to Pattern Layer
- Process (Implant/Etch/Oxide/Nitride/...)
- Cleanup (Clean/Planarization/Anneal)
- Setup next Layer for Processing


For a great reference source:

<http://www.reed-electronics.com/semiconductor>


# Photo-Lithographic Process




# Patterning of SiO<sub>2</sub>




# CMOS Process Walk-Through



(a) Base material: p+ substrate with p-epi layer




(b) After deposition of gate-oxide and sacrificial nitride (acts as a buffer layer)




(c) After plasma etch of insulating trenches using the inverse of the active area mask


# CMOS Process Walk-Through



(d) After trench filling, CMP planarization, and removal of sacrificial nitride




(e) After n-well and  $V_{Tp}$  adjust implants




(f) After p-well and  $V_{Tn}$  adjust implants


# CMOS Process Walk-Through



(g) After polysilicon deposition and etch




(h) After  $n^+$  source/drain and  $p^+$  source/drain implants. These steps also dope the polysilicon.




(i) After deposition of SiO<sub>2</sub> insulator and contact hole etch.

# CMOS Process Walk-Through



(j) After deposition and patterning of first Al layer.




(k) After deposition of SiO<sub>2</sub> insulator, etching of via's, <sup>2</sup> deposition and patterning of second layer of Al.


# Advanced Process Modules

<b>Generation</b>	<b>0.25um</b>	<b>0.18um</b>	<b>0.15um</b>	<b>0.13um</b>	<b>0.1um</b>
<b>Isolation</b>	<b>STI</b>				
<b>Substrate</b>	<b>Bulk/Epi</b>			<b>SOI option</b>	
<b>Well</b>	<b>Retrograde --&gt; Advanced SSR</b>				
<b>Gate Dielectric</b>	<b>Multiple Gate Dielectric (Core/IO &amp; Mixed-Signal)</b>				
<b>Gate</b>	<b>Dual Poly (n+/p+) Salicide</b>				
<b>Gate Litho</b>	<b>DUV 248nm</b>	<b>PSM</b>		<b>193nm</b>	<b>PSM</b>
<b>Junction Engineering</b>	<b>Advanced Junction/Pocket Engineering</b>				
<b>Silicide</b>	<b>TiSix</b>	<b>CoSix</b>			<b>NiSix</b>
<b>BEOL Metal</b>	<b>Al</b>	<b>Al and Cu</b>		<b>Cu</b>	
<b>BEOL Dielectric</b>		<b>Low-k (k=3.7)</b>		<b>(K&lt;3.0)</b>	<b>(K&lt;2.5)</b>

# *Lithography for 0.1um Node*




80 nm Lines




120 nm Contact Holes

# Poly Gate Etch $\leq 100\text{nm}$




Experimental

Simulation





Resist trimming is predictable by computer simulation as well as experiment.

# 12A Gate Oxide




000332\_DC&RB\_K12\_2

# Advanced Metallization



# Interconnect RC Trend



- RC delay is evaluated at minimum M2 pitch


# ***Design Rules***

- What can be fabricated?
  - Resolution Limits
    - Light Source (357nm, 254nm, 193nm, ?)
    - Contact/Phase Masking
    - Surface State (Reflection/Scattering)
  - Material Limits
    - Step Coverage
    - Porosity/Defect Propagation
    - Mechanical/Thermal Stress

# ***Design Rules II***

- **Electrical Limits**
  - Electrical Fields (MV/cm)!
  - Parasitic Conductivity/Devices (Latchup/ESD)
  - Joule Heating (Electro-Migration)
- **Defect Probability**
  - Contact/Via Replication
  - Grid-Based Power/Ground Networks
- **Advance Lithography**
  - Rule Explosion/Failure of Locality
  - CMP Area Rules/Antenna Rules

# 85nm Poly Gate Profile



# CL013 Core Device

Technology	CL013LV (14 ps/gate* (		CL013G (20 ps/gate* (	
	Vcc 1.0V NMOS	1.0V PMOS	1.2V NMOS	1.2V PMOS
Lg (um)	0.08	0.085	0.12	0.12
Idsat(uA/um)	610	260	535	225
Vt(V)	0.3	0.3	0.34	0.34
Ioff(nA/um)**	10	10	1	1
BV(V)	>2	>2	>2.4	>2.4

\* Fanout = 1 ring oscillator


\*\* room temp. & worst case.

## 0.13/0.18 Comparison


Rule/Technology (unit: um)	CL018 1P6M	CL013 1P8M	Shrink Ratio(%) CL018 => CL013
N+/P+ spacing	0.86	0.62	72.0
OD (W/S)	0.22/0.28	0.15/0.21	72.0
Poly (W/S)	0.18/0.25	0.13/0.18	72.1
CO (W/S)	0.22/0.25	0.16/0.18	72.3
M1 (W/S)	0.23/0.23	0.16/0.18	73.9
Via1-Via (n-2) (W/S)	0.26/0.26	0.19/0.22	78.8
M2 ~ M(n-1) (W/S)	0.28/0.28	0.20/0.21	73.2
Via(n-1) (W/S)	0.36/0.35	0.36/0.35	100.0
Mn (W/S)	0.44/0.46	0.44/0.46	100.0
6T SRAM Cell (um <sup>2</sup> )	4.65	2.43	52.3

\* Please refer to shrinkage guideline for non-shrinkable details

# 3D Perspective












# ***Poly-SiGe Gate***




# *Design Rules III*

- Interface twixt designer and process engineer
- Unit dimension: Minimum Feature Size
  - scalable design rules:  $\lambda$
  - absolute dimensions: (Vendor rules)
- Process Design Layers
  - Derived Layers


# CMOS Process Design Layers

Layer	Color	Representation
Well (p,n)	Yellow	
Active Area (n+,p+)	Green	
Select (p+,n+)	Green	
Polysilicon	Red	
Metal1	Blue	
Metal2	Magenta	
Metal3	Gold	
Contact to poly/diff	Black	
Vias	Black	

# Intra-Layer Design Rules



# Transistor Layout



3.1 FET length 2 (min)


3.2 FET spacing 3

3.3 Poly Overlap 2

3.4 Active Overlap 3

3.5 Space 1

# Active Contact I




6.1 Size 2x2

6.2 Enclosure 1.5

6.3 Spacing 3

6.4 Space to FET 2

# ***Poly Contact I***





5.1 Size 2x2

5.2 Enclosure 1.5

5.3 Spacing 3

5.4 Space to FET 2


# Via (m1 to m2)



- 9.1 Min Width 3
- 9.2.a Spacing 3
- 9.2.b Spacing 6 (width>10)
- 9.3 Enclosure 1

- 8.1 Size 2x2
- 8.2 Spacing 3
- 8.3 Enclosure 1
- 8.4 Space to Contact 2
- 8.5 Space to Poly/Act 2

# Select Layer




# ***CMP Density Rules***

- Chemical-Mechanical Polishing
  - Requires uniform density of metal/poly
- SCMOS Rules:
  - Poly 30% density across each 1mm<sup>2</sup> area
  - M1, M2 15% density
  - M3 (top metal) is not restricted since no further polishing...

# *Layout Guidelines I*


- Group Transistors into Cells
  - Plan inter-cell wires first (Sticks)
  - Oversize Power Grids (Cell Default >6)
  - Frequent Substrate Contacts/Well Plugs
    - Every Well (even one will kill design!)
    - Max distance to plug/contact 5-8 microns
- Set a large user grid e.g. 1-2 lambda
  - Don't optimize until you know the constraints
  - Plan for Change and Optimization

# ***Electromigration (1)***



**Limits dc-current to  $1 \text{ mA}/\mu\text{m}$**

# ***Electromigration (2)***



# ***Metal Migration***

## □ Al ( $2.9\mu\Omega\text{cm}$ M.P. 660 C)

- $1\text{mA}/\mu\text{m}^2$  at 60C is average current limit for 10 year MTTF
- Current density decreases rapidly with temperature

## □ Cu ( $1.7\mu\Omega\text{cm}$ M.P. 1060 C)

- $10\text{mA}/\mu\text{m}^2$  at 100C or better (depends on fabrication quality)
- Density decreases with temperature, but much slower over practical Silicon operation temperatures  $<120\text{C}$

## □ Find Average current through wire – check cross section

F. Brewer, adapted from MGSIS Data, Digital Integrated Circuits<sup>2nd</sup> Manufacturing

Be wary of vias!! Typical cross section: 20-40% of

# *Layout Guidelines II*

## □ Current Limits

- 1 mA/ $\mu\text{m}^2$  Avg. current limit (50C)
  - Strongly Temp Dependent (Al)
  - Failures typically occur at vias and contacts
  - Vias often Tungsten (higher resistance)
- Wide Wires need via arrays!

## □ Transistor Contacts

- Active is highly resistive
- Avoid High Density Currents




# ***Pads***

# ***Pads-- Chip to Board Interface***

- Pads drive large Capacitances
  - 5pf minimum to much larger
  - Rise time control
- Board Impeadance and Noise
  - $L \, di/dt$  Noise
- Coupling to Power Distribution
- ESD


# Chip Packaging




- Bond wires ( $\sim 25\mu\text{m}$ ) are used to connect the package to the chip
- Pads are arranged in a frame around the chip
- Pads are relatively large ( $\sim 100\mu\text{m}$  in  $0.25\mu\text{m}$  technology), with large pitch ( $100\mu\text{m}$ )
- Many chips areas are 'pad limited'

# Pad Frame


Layout



Die Photo




# Pad Example




- ❑ Multiple busses provide clean/driver power
- ❑ VDD/GND pads drive the busses
- ❑ Output pads have protection circuitry and driver circuitry
- ❑ Input pads have protection circuitry
- ❑ Seal Ring
- ❑ Guard Rings

# Bus Detail



- ❑ Multiple supply rings simplify pad design
- ❑ Generic Layout Simplifies custom tuning
- ❑ Guard Rings Between sections of pad
- ❑ ESD/Driver
- ❑ Controller


# Seal Ring



- ❑ Seal Ring is essentially a guard ring with metal layers and contacts placed to lower overglass to substrate evenly at chip boundary
- ❑ Hermetic seal of chip from atmosphere and other contamination

# Pad Frame

- ❑ Large Power Busses Surround Die
- ❑ ESD in PADS
- ❑ Driver/Logic in Pads
- ❑ Seal Ring
- ❑ Drive Bypass




# ***Chip to Board Interface***

## ***-- Pad Design***

- Buffer to drive PCB-scale parasitics
  - Capacitance 5-50pF, Impedance 30-90Ω
- Rise-Time Control
  - Noise injection to circuits and power supply
- ESD
  - Protection of chip-scale components
- Perimeter Pads/Area Bump

# Driving Large Capacitances




$$t_p = \frac{C_L V_{swing}}{I_{av}}$$

- Transistor Sizing
- Cascaded Buffers



# Using Cascaded Buffers



0.25  $\mu\text{m}$  process  
 $C_{in} = 2.5 \text{ fF}$   
 $tp0 = 30 \text{ ps}$

$F = C_L/C_{in} = 8000$   
 $f_{opt} = 3.6 \text{ N} = 7$   
 $tp = 0.76 \text{ ns}$

(See Chapter 5)

# Output Driver Design

Trade off Performance for Area and Energy

Given  $t_{pmax}$  find  $N$  and  $f$


□ Area

$$A_{driver} = (1 + f + f^2 + \dots + f^{N-1}) A_{min} = \frac{f^N - 1}{f - 1} A_{min} = \frac{F - 1}{f - 1} A_{min}$$

□ Energy

$$E_{driver} = (1 + f + f^2 + \dots + f^{N-1}) C_i V_{DD}^2 = \frac{F - 1}{f - 1} C_i V_{DD}^2 \approx \frac{C_L}{f - 1} V_{DD}^2$$

# Delay as a Function of $F$ and $N$



# Output Driver Design

0.25  $\mu\text{m}$  process,  $C_L = 20 \text{ pF}$


Transistor Sizes for optimally-sized cascaded buffer  $t_p = 0.76 \text{ ns}$

Stage	1	2	3	4	5	6	7
$W_n$ ( $\mu\text{m}$ )	0.375	1.35	4.86	17.5	63	226.8	816.5
$W_p$ ( $\mu\text{m}$ )	0.71	2.56	9.2	33.1	119.2	429.3	1545.5

Transistor Sizes of redesigned cascaded buffer  $t_p = 1.8 \text{ ns}$

Stage	1	2	3
$W_n$ ( $\mu\text{m}$ )	0.375	7.5	150
$W_p$ ( $\mu\text{m}$ )	0.71	14.4	284

# How to Design Large Transistors





Reduces diffusion capacitance  
Reduces gate resistance

**small transistors in parallel**

# Bonding Pad Design




Bonding Pad



# ***ESD Protection***

- ❑ When a chip is connected to a board, there is unknown (potentially large) static voltage difference
- ❑ Equalizing potentials requires (large) charge flow through the pads
- ❑ Diodes sink this charge into the substrate – need guard rings to pick it up.

# ESD Protection






# ***Packaging***

# ***Packaging Requirements***


- ❑ **Electrical: Low parasitics**
- ❑ **Mechanical: Reliable and robust**
- ❑ **Thermal: Efficient heat removal**
- ❑ **Economical: Cheap**

# ***Bonding Techniques***


## **Wire Bonding**



# ***Tape-Automated Bonding (TAB)***




**(a) Polymer Tape with imprinted wiring pattern.**








**(b) Die attachment using solder bumps.**


# ***Flip-Chip Bonding***




# ***Cu Flip-Chip Technology***



# *Package-to-Board Interconnect*




(a) Through-Hole Mounting



(b) Surface Mount

# Package Types



F. Brewer, adapted from MOSIS Data, Digital Integrated Circuits<sup>2nd</sup>


Manufacturing

# ***Package Parameters***

<b>Package Type</b>	<b>Capacitance (pF)</b>	<b>Inductance (nH)</b>
<b>68 Pin Plastic DIP</b>	<b>4</b>	<b>35</b>
<b>68 Pin Ceramic DIP</b>	<b>7</b>	<b>20</b>
<b>256 Pin Pin Grid Array</b>	<b>5</b>	<b>15</b>
<b>Wire Bond</b>	<b>1</b>	<b>1</b>
<b>Solder Bump</b>	<b>0.5</b>	<b>0.1</b>

Typical Capacitances and Inductances of Various Package and Bonding Styles (from [Sze83])

# *Multi-Chip Modules*



F. Brewer, adapted from MOSIS Data, Digital Integrated Circuits<sup>2nd</sup>

Manufacturing

# Lecture Problems 2

1. Why is there a spacing rule between via's and contacts and/or vias and other vias? How is it eliminated in deeper (smaller) processes?
2. Draw a schematic and stick layout for a 3-input 2-output adder cell (output is sum and carry). Design as two cells: a cell producing  $\sim C_{out}$  and another cell producing  $S_{out}(a,b,c,\sim C_{out})$ . Design Schematic and Max Layout for the two cells with minimum size transistors and turn in check plots.
3. Guard Rings consist of n and p contact regions with continuous metal connections. They are often used to surround and isolate sensitive devices. How do they work?
4. Very wide metal (any layer) in most technologies needs to have slots cut in it. Why?
5. Explain the relation between CMP planarization and metal/poly density rules.
6. Draw schematics and stick layouts for a 2 of 4 majority gate (true if two or more of its inputs are False). Do two designs, one to minimize transistors, and one where the inputs arrive in order: a,b,c,d last to minimize the critical path.