




1) a) $f = \overline{a \cdot b + a \cdot c + a \cdot d + b \cdot c + b \cdot d + c \cdot d}$
 $\overline{f} = d \cdot (c + b + a) + c \cdot (a + b) + a \cdot b$

$f = \overline{a \cdot b \cdot c + a \cdot b \cdot d + a \cdot c \cdot d + b \cdot c \cdot d}$
 $= \overline{d \cdot (a \cdot b + a \cdot c + b \cdot c) + a \cdot c \cdot b}$
 $= \overline{d \cdot (c \cdot (a + b) + a \cdot b) + a \cdot c \cdot b}$

PUN:





PDN:





1b) $f = a \cdot d + a \cdot c \cdot e + b \cdot e + d \cdot c \cdot b$
 $= d \cdot (a + c \cdot b) + e \cdot (c \cdot a + b)$

PDN:



Take the dual:
 pun!



42 281
 50 SHEETS PER CASE
 100 SHEETS PER CASE
 200 SHEETS PER CASE
 300 SHEETS PER CASE
 National Brand


2)

EPL


$$b = \overline{ab + ae + ad + be + bd + ed}$$

$$= \overline{b_1 + b_2 + b_3 + b_4 + b_5 + b_6}$$

3)



→ similarly b_2, b_3, b_4, b_5, b_6 can be found




→ proceed in similar manner to find $\overline{b_1 + b_2 + b_3 + b_4 + b_5 + b_6}$

Note: no of transistors have not been optimised in this case.

Domino e MOS


4)



where PDN is the same as in 1a

4

DES L



PDN₁ is same as 45 Ω
 PDN₂ gives inverse logic of PDN₁

3)

This is just like two 90 Ω transmission line in parallel


So we can think of effectively a 45 Ω TM line

for 180 nm node, we have $\epsilon_r = 8 \text{ k}\Omega$

$$\frac{\epsilon_r \text{ k}\Omega}{s} = 90 \Omega \approx 45 \Omega$$

$$s = \frac{8000}{45} = 889 \approx 177.8$$



4-2) Logical Effort of 3-Input Nor Gate = $\frac{7}{3}$



⇒ Capacitance is $(6+1)$ Cunit for a 3 input Nor Gate
 ⇒ capacitance is $(2+1)$ Cunit for an inverter


$g = \frac{7}{3}$

4-3



42 281
 30 SHEETS PER CASE
 100 SHEETS PER CASE
 200 SHEETS PER CASE
 500 SHEETS PER CASE
 NATIONAL BRAND

Note the total logical effort with the nor gates is smaller because there is 1 feeder stages.



\Rightarrow output rising: $T_{50\%} = 0.69 R C_L = T_{LH}$
 where C_L is the input capacitance of the next gate

\Rightarrow output falling: Assume V_o goes from $V_{dd} \rightarrow V_{dd}/2$

When $V_o = V_{dd} \Rightarrow I_R = 0$
 $I_T = \frac{1}{2} K_n \frac{W}{L} (V_{DD} - V_T)^2$

When $V_o = \frac{V_{dd}}{2}$ Assume transistor is in linear region
 $I_R = \frac{V_{dd}}{2} \left(\frac{1}{R} \right)$

$I_T = K_n \frac{W}{L} \left[(V_{DD} - V_T) V_o - \frac{V_o^2}{2} \right]$ Transistor Current - Resistor Current

$I_{avg} = \frac{\frac{1}{2} K_n \frac{W}{L} (V_{DD} - V_T)^2 + \left[K_n \frac{W}{L} (V_{DD} - V_T) \frac{V_{dd}}{2} - \frac{V_{dd}^2}{2 \cdot 2} \right] - \frac{V_{dd}}{2R}}{2}$

Assume $K_n \frac{W}{L} (V_{DD} - V_T) \frac{V_{dd}}{2} - \frac{V_{dd}^2}{2 \cdot 2} \approx \frac{1}{2} K_n \frac{W}{L} (V_{DD} - V_T)^2$

$I_{avg} = K_n \frac{W}{L} (V_{DD} - V_T)^2 - \frac{V_{dd}}{2R}$

$\Delta t = \frac{C \Delta V}{I_{avg}} = C_L \frac{V_{dd}}{2} \left[\frac{2}{K_n \frac{W}{L} (V_{DD} - V_T)^2 - \frac{V_{dd}}{2R}} \right]$

$T_{HL} = \frac{C_L V_{dd}}{K_n \frac{W}{L} (V_{DD} - V_T)^2 - \frac{V_{dd}}{2R}}$

CMOS:

$R \approx 10 R_{nmos}$

So, If we replace R by a PMOS and assume $\frac{W_p}{L_p} = 2 \frac{W_n}{L_n}$ and that $R_{nmos} \approx R_{pmos}$

\Rightarrow output rising
 Load Capacitance $\Rightarrow 3C_L$
 Resistance $\Rightarrow 10R$

$T_{50\%} \approx 0.69 \cdot 3C_L \frac{R}{10} \Rightarrow \frac{3}{10} \cdot 0.69 R C_L$

\Rightarrow Has about 30% the rise time of the pseudo-nmos inverter
 \Rightarrow the THL time is simply

$\approx \frac{C_L V_{dd}}{K_n \frac{W}{L} (V_{DD} - V_T)^2}$

\Rightarrow Predicts about 90% the fall time

Also, there is no static power dissipation

© 2009 National Instruments Corporation
 All rights reserved.