

## On Chip Power Distribution

\* CMOS Devices have very uneven power draw  $\Rightarrow I_{peak} \gg I_{avg}$  for typical design.

E.G. Consider a  $0.35\mu M$  inverter driving 2 other inverters w.  $200\mu M$  of wire:

$$\omega_p = 4\mu m \quad \omega_n = 2\mu m \quad \text{Total load } \sim 62\text{fF}$$

$$V_{cc} = 2.0V \Rightarrow Q_{ch} = C_L \cdot V_{CL} = 124\text{fC}$$


$$\text{Given } R_{chN} \sim 10K\Omega / \quad @ \quad 0.35\mu m = L$$

we get:  $1.14mA$  peak current ( $I_{dsat}$ )

$$\Rightarrow T_R = 100\text{pS}$$

given input rise time of  $200\text{pS}$  we expect  $\sim 200\text{pS}$  0-90% rise as well, similar fall since 2x width. (Actual =  $240\text{pS}$ )

Wave forms:



## On Chip Power Distribution

Typical current pulse is triangle with base =  $2T_R = 2T_F$ .

peak current is convolution of input rise/fall and output rise fall:

$$I_{peak} = \begin{cases} 0.75 & I_{dsat} \quad t_{in} \approx t_{out} \\ 1.0 & I_{dsat} \quad t_{in} \ll t_{out} \\ 0.5 & I_{dsat} \quad t_{in} \gg t_{out} \end{cases}$$

- On the other hand  $I_{avg} = \frac{K \cdot Q_{sw}}{t_{clk}} = K \cdot C_L \cdot V_{dd} \cdot f_{clk}$

where K is the switching probability.


- Larger Logic blocks:

For larger logic, the peak current depends on the gate topology. RAM's have 2 peaks, 1 for decode, 1 for read/1 write buffering decode.

Typically for multistage fast logic, each stage is equalized in delay so that we can often approximate the ensemble peak current by a triangle for each stage.

## On Chip Power Distribution


Eq: 1-64 decoder:  $0.35\mu m$



\* note: only a small number of 2 & 3 will be active.

<i>STG</i>	<i>N</i>	<i>S</i>	<i>L<sub>L</sub></i>	<i>C<sub>T</sub></i>	<i>C<sub>Q</sub></i>	<i>t<sub>r</sub></i>	<i>I<sub>pk</sub></i>
1	6	6	18f	108f	0	153p	1.9
2	12	3	46f	138f	414	201p	1.9
3	12	3	350f	1050f	3150	218p	13.4
4	64	1	100f	100f	6300	217p	1.3

*C<sub>Q</sub>* is “Quiest” load, those that didn’t switch...



## On Chip Power Distribution

\* Random Logic Case

Eq:  $N_a = 50,000$  gates  $C_L = 100 \text{ fF/gate}$  (0.35m)

$d = 10$  levels, assume  $2K_s$  switch each cycle

( $K_s$  switch in each direction...)

$N_s = K_s \cdot N_G$  in one direction, equalize delay/stage

Triangular stage peak as before:

$$N_i = \text{number of switching in stage } i = \begin{cases} \frac{4N_{si}}{d(d+2)} & i \leq d/2 \\ \frac{4N_s(d-i)}{d(d+2)} & i \geq d/2 \end{cases}$$

$$I_i = \text{current in stage } i = \frac{N_i C_L V_{cc}}{t_r}$$

So for our example:  $K_s = 0.25$   $N_s = 12,500$

$$N_i = 2,083 \Rightarrow I_p \cong 2.9A$$


$$\text{for } t_{ck} = S_n S \quad I_{Au} = 624mA$$

\* Note: we must assume worst case pattern in estimate of  $K_s$  for pour design!  $\Rightarrow$  else will “work” sporadically!

## On Chip IR Drop


### On Chip IR Drop

Assume that the power grid is a hierarchy of wires with essentially zero resistance at the periphery:




Assuming periphery has near zero resistance (pods)

Resisting of metal layer is constant:  $R = 0.04\Omega / @ 1\mu m \text{ A}$   
 Via =  $1\Omega$  ( $0.35\mu m$ )




## On Chip IR Drop



$k_i$  = fraction of metal level devoted to power 1 side:

Eg:



$$\begin{aligned}
 L_p &= 15\text{mm} & K_p &= 0.375 = \left(\frac{30}{80}\right) \\
 W_p &= 30\mu\text{m} & \Rightarrow & N = 187 \\
 \text{pitch} &= 80\text{mm} & A_p &= 1.2\text{mm}^2 \\
 && \text{(note: } A_p \text{ counts area for } N = \# \text{ of pairs of } N, P)
 \end{aligned}$$

\* Peak Current Drawn by a segment  $\Rightarrow$  Peak current of supplied area.


@  $0.35\mu\text{m}$  :  $4K$  gates/ $(\mu\text{m})^2$   $K_{sw} = 0.25$  we get  $\sim 0.26A/\text{mm}^2 = J_{pk}$  and  
 $J_{avg} = 56mA/\text{mm}^2$

$$\Rightarrow \text{Peak/segment} = J_{RR} \cdot A_l = \frac{0.31A}{N}$$

Each Segment has current = sum of all lower sources


if we assume that  $K_p$  = width/pitch ratio is constant for all levels hierarchy:

i.e., Aspect ratios of each segment is same  $\Rightarrow$



$\Rightarrow$  all Resistors are equal.

## On Chip IR Drop



$$V_1 = R \bullet J_{RK} \circ A_1 \quad (\text{voltage drop})$$

$$V_2 = V_1 + R \cdot J_{pk} \cdot A_2$$

$$V_i = \sum_{j=1}^i R \cdot J_{pk} \cdot A_j = \sum_{j=1}^i J_{pk} \cdot \frac{L_i}{W_i} \cdot \frac{r}{2N} \cdot \frac{L_i W_i}{K_i N}$$

$$= \sum_{j=1}^i J_{RR} \cdot \frac{L_i^2 r_{\square}}{2N^2 K} \quad \text{as segments } \Rightarrow \infty$$

$$V_{drop} = \sum_{j=1}^{N/2} J_{pk} \cdot \frac{L_i^2 r_{\square}}{2N^2 K} \quad V_{drop} = \int_0^{L/2} \frac{J_{pk} \cdot r_x}{kp} dx = \boxed{\frac{J_{pk} r_{\square} L^2}{8kp}}$$

So for  $0.35\mu m \Rightarrow J_p = 0.31A / rm^2 \quad r_D = 0.04 \quad L = 15mm \quad k = \frac{3}{8} \quad V_{drop} = 0.3V$

$\Rightarrow \text{Total Drop} = \boxed{0.6V}$  !      **note:** only can reduce if use thicker wire or more of layer.

- \* Thicker top level wire  $\Rightarrow R_j \rightarrow \text{reduced}$ .
- \* Chip pads across area of dil.  $\Rightarrow$  use wire in p.c. board.
- \* On-Chip bypass


## On Chip IR Drop

### Metal Migration:

$$\text{Worry sets in @ } 1\text{mA/mm}^2 = (10^9 \text{A/m}^2)$$

so average current must be distributed on sufficient metal

Consider




$$\text{Current/segment} = J_{AV} \cdot L \circ \frac{L}{N} = J_{avg} \cdot \frac{L^2}{N}$$



$$\text{Area of wire} \Rightarrow \frac{K \cdot L}{N} \downarrow H = \frac{H \cdot K \cdot L}{N}$$

$$\Rightarrow \frac{1}{2} \text{ current for each side} \Rightarrow \text{current/area} = \frac{J_{AV} \cdot L^2}{2N} \cdot \frac{N}{HKL}$$

$$\frac{10^3}{mm^3} \geq \frac{J_{AV} \cdot L}{2Hk} \quad \Rightarrow \quad K \geq \frac{J_{AV} \cdot L}{2H} \cdot 10^{-3} (\text{mm})$$

Eq:  $K \leq 0.45$  @ example.





Parameter					0.25 μm						0.18 μm					
					Simulation		Our Method				Simulation		Our Method			
W <sub>p</sub> /W <sub>n</sub> (μm)	C <sub>L</sub> (fF)	t <sub>r</sub> (ps)	ΔV <sub>dd</sub> (volt)	ΔV <sub>ss</sub> (volt)	Δt <sub>pHL</sub> (ps)	Δt <sub>oT</sub> (ps)										
10/5	100	100	-0.250	-0.250	-21.93	-4.198	<b>-21.23</b>	<b>3.2%</b>	-4.849	15%	-24.94	-10.71	<b>-24.50</b>	<b>1.8%</b>	-12.87	20.1%
10/5	100	100	0.00	-0.100	-4.729	0.169	<b>-4.694</b>	<b>0.7%</b>	0.167	1.1%	-6.224	-2.943	<b>-5.970</b>	<b>4.0%</b>	-2.598	11.9%
10/5	100	100	0.025	0.100	5.402	0.421	<b>5.644</b>	<b>4.5%</b>	0.418	0.7%	6.950	2.955	<b>6.927</b>	<b>0.3%</b>	3.138	6.2%
10/5	100	100	0.100	0.00	3.760	2.043	<b>3.800</b>	<b>1.0%</b>	2.007	1.8%	3.708	2.680	<b>3.828</b>	<b>3.2%</b>	2.893	8.0%
10/5	20	50	-0.500	0.025	-6.045	-1.683	<b>-5.701</b>	<b>5.6%</b>	-1.768	5.1%	-8.085	-6.923	<b>-7.802</b>	<b>3.5%</b>	-6.238	9.9%
10/5	20	50	0.500	0.100	8.599	2.715	<b>8.195</b>	<b>4.7%</b>	2.525	7.0%	9.729	1.551	<b>10.22</b>	<b>5.0%</b>	1.472	5.1%
5/5	100	100	0.250	0.100	14.13	5.366	<b>14.35</b>	<b>1.6%</b>	4.926	8.2%	17.30	3.639	<b>16.46</b>	<b>4.9%</b>	3.139	13.7%
5/5	100	100	0.500	-0.025	16.47	10.15	<b>17.04</b>	<b>3.4%</b>	10.24	0.8%	19.15	7.701	<b>18.06</b>	<b>5.5%</b>	7.185	6.7%
5/5	100	50	0.025	-0.250	8.294	-4.856	<b>8.686</b>	<b>4.7%</b>	-5.137	5.8%	8.524	1.677	<b>8.945</b>	<b>4.9%</b>	1.467	12.5%
10/10	100	100	-0.250	0.050	-4.694	-10.08	<b>-4.644</b>	<b>1.1%</b>	-11.78	16.8%	-4.733	-2.203	<b>-4.491</b>	<b>5.1%</b>	-2.273	3.2%

Table 1: Validation of expressions for incremental buffer delay and slope changes

$$\Delta t_{pHL} = K_1 \cdot \Delta V_{com} - K_2 \cdot \Delta V_{diff}$$

$$= K_1 (\Delta V_{dd} + \Delta V_{ss}) - K_2 (\Delta V_{dd} - \Delta V_{ss})$$

$$K_1 \approx \frac{t_r}{2V_{dd}(1+\alpha)} + \frac{C_L}{2I_{D0}}$$

$$K_2 \approx \frac{t_r}{2V_{dd}(1+\alpha)} - \frac{C_L}{2I_{D0}}$$

$K_1 > K_2$  for most technologies

$$I_{D0} = \text{Sat current at } V_{DS} = V_{GS} = V_{dd}$$

$$\alpha = \text{velocity saturation index : } \alpha \approx (1 - 1.2) \text{ typical CMOS}$$